### EE 330 Lecture 11

### Copper Interconnects

### Resistance and Capacitance in Interconnects

# IC Fabrication Technology

- Crystal Preparation
- Masking
- Photolithographic Process
- Deposition
- Ion Implantation
- Etching
- Diffusion
- Oxidation
- Epitaxy
- Polysilicon
- Planarization



Contacts, Interconnect and Metalization

### Contacts, Interconnect and Metalization

- Contacts usually of a fixed size
  - All etches reach bottom at about the same time
  - Multiple contacts widely used
  - Contacts not allowed to Poly on thin oxide in most processes
  - Dog-bone often needed for minimum-length devices





**Acceptable Contact** 



**Design Rule Violation** 



allowed in many processes

# Metalization

- Aluminum widely used for interconnect
- Copper often replacing aluminum in recent processes
- Must not exceed maximum current density
  around 1ma/u for aluminum and copper
- Ohmic Drop must be managed
- Parasitic Capacitances must be managed
- Interconnects from high to low level metals require connections to each level of metal
- Stacked vias permissible in some processes

## Metalization

### Aluminum

- Aluminum is usually deposited uniformly over entire surface and etched to remove unwanted aluminum
- Mask is used to define area in photoresist where aluminum is to be removed

### Copper

- Plasma etches not effective at removing copper because of absence of volatile copper compounds
- Barrier metal layers needed to isolate silicon from migration of copper atoms
- Damascene or Dual-Damascene processes used to pattern copper

Consider Metal 1 (lowest level of metal)

- Will contact to n-active
- Consider process with LOCOS



#### Consider Metal 1 (lowest level of metal)

- Will contact to n-active
- Consider process with LOCOS



Consider Metal 1 (lowest level of metal)



After Photoresist Removed

Consider Metal 1 (lowest level of metal)

Metal Applied to Entire Surface



Consider Metal 1 (lowest level of metal)



Consider Metal 1 (lowest level of metal)



# **Copper Interconnects**

### Limitations of Aluminum Interconnects

- Electromigration
- Conductivity not real high

## Relevant Key Properties of Copper

- Reduced electromigration problems at given current level
- Better conductivity

### Challenges of Copper Interconnects

- Absence of volatile copper compounds (can not use plasma etch)
- Copper diffuses into surrounding materials (barrier metal required)

			iemperat
Material 🗢	ρ (Ω·m) at 20 °C <del>\$</del>	σ (S/m) at 20 °C <del>\$</del>	coefficient <sup>[</sup> (K <sup>-1</sup> )
Carbon (graphene)	1.00 × 10 <sup>-8</sup>	1.00 × 10 <sup>8</sup>	-0.0002
Silver	1.59 × 10 <sup>-8</sup>	6.30 × 10 <sup>7</sup>	0.0038
Copper	1.68 × 10 <sup>-8</sup>	5.96 × 10 <sup>7</sup>	0.003862
Annealed copper <sup>[note 2]</sup>	1.72 × 10 <sup>−8</sup>	5.80 × 10 <sup>7</sup>	0.00393
Gold <sup>[note 3]</sup>	2.44 × 10 <sup>-8</sup>	4.10 × 10 <sup>7</sup>	0.0034
Aluminium <sup>[note 4]</sup>	2.82 × 10 <sup>-8</sup>	3.50 × 10 <sup>7</sup>	0.0039
Calcium	3.36 × 10 <sup>-8</sup>	2.98 × 10 <sup>7</sup>	0.0041
Tungsten	5.60 × 10 <sup>-8</sup>	1.79 × 10 <sup>7</sup>	0.0045
Zinc	5.90 × 10 <sup>-8</sup>	1.69 × 10 <sup>7</sup>	0.0037
Nickel	6.99 × 10 <sup>-8</sup>	1.43 × 10 <sup>7</sup>	0.006
Lithium	9.28 × 10 <sup>-8</sup>	1.08 × 10 <sup>7</sup>	0.006
Iron	9.71 × 10 <sup>-8</sup>	1.00 × 10 <sup>7</sup>	0.005
Platinum	1.06 × 10 <sup>-7</sup>	9.43 × 10 <sup>6</sup>	0.00392
Tin	1.09 × 10 <sup>-7</sup>	9.17 × 10 <sup>6</sup>	0.0045
Carbon steel (1010)	1.43 × 10 <sup>-7</sup>	6.99 × 10 <sup>6</sup>	





10 B

Electrical resistivity and conductivity

Lead	2.20 × 10 <sup>-7</sup>	4.55 × 10 <sup>6</sup>	0.0039
Titanium	4.20 × 10 <sup>-7</sup>	2.38 × 10 <sup>6</sup>	0.0038
Grain oriented electrical steel	4.60 × 10 <sup>-7</sup>	2.17 × 10 <sup>6</sup>	
Manganin	4.82 × 10 <sup>-7</sup>	2.07 × 10 <sup>6</sup>	0.000002
Constantan	4.90 × 10 <sup>-7</sup>	2.04 × 10 <sup>6</sup>	0.00008
Stainless steel <sup>[note 5]</sup>	6.90 × 10 <sup>-7</sup>	1.45 × 10 <sup>6</sup>	0.00094
Mercury	9.80 × 10 <sup>-7</sup>	1.02 × 10 <sup>6</sup>	0.0009
Nichrome <sup>[note 6]</sup>	1.10 × 10 <sup>-6</sup>	6.7 × 10 <sup>5</sup>	0.0004
GaAs	$1.00 \times 10^{-3}$ to $1.00 \times 10^{8}$	$1.00 \times 10^{-8}$ to $10^{3}$	
Carbon (amorphous)	$5.00 \times 10^{-4}$ to $8.00 \times 10^{-4}$	$1.25 \times 10^3$ to $2 \times 10^3$	-0.0005
Carbon (graphite) <sup>[note 7]</sup>	2.50 × 10 <sup>-6</sup> to 5.00 × 10 <sup>-6</sup> ∥basal plane 3.00 × 10 <sup>-3</sup> ⊥basal plane	2.00 × 10 <sup>5</sup> to 3.00 × 10 <sup>5</sup> ∥basal plane 3.30 × 10 <sup>2</sup> ⊥basal plane	
PEDOT:PSS	$2 \times 10^{-6}$ to $1 \times 10^{-1}$	1 × 10 <sup>1</sup> to 4.6 × 10 <sup>5</sup>	?
Germanium <sup>[note 8]</sup>	4.60 × 10 <sup>-1</sup>	2.17	-0.048
Sea water <sup>[note 9]</sup>	2.00 × 10 <sup>-1</sup>	4.80	
Swimming pool water <sup>[note 10]</sup>	$3.33 \times 10^{-1}$ to $4.00 \times 10^{-1}$	0.25 to 0.30	

Silicon <sup>[note 8]</sup>	$6.40 \times 10^2$	1.56 × 10 <sup>-3</sup>	-0.075
Wood (damp)	$1.00 \times 10^3$ to $1.00 \times 10^4$	10 <sup>-4</sup> to 10 <sup>-3</sup>	
Deionized water <sup>[note 12]</sup>	1.80 × 10 <sup>5</sup>	5.50 × 10 <sup>-6</sup>	
Glass	1.00 × 10 <sup>11</sup> to 1.00 × 10 <sup>15</sup>	10 <sup>-15</sup> to 10 <sup>-11</sup>	?
Hard rubber	1.00 × 10 <sup>13</sup>	10 <sup>-14</sup>	?
Wood (oven dry)	1.00 × 10 <sup>14</sup> to 1.00 × 10 <sup>16</sup>	10 <sup>-16</sup> to 10 <sup>-14</sup>	
Sulfur	1.00 × 10 <sup>15</sup>	10 <sup>-16</sup>	?
Air	$1.30 \times 10^{14}$ to $3.30 \times 10^{14}$	$3 \times 10^{-15}$ to $8 \times 10^{-15}$	
Carbon (diamond)	1.00 × 10 <sup>12</sup>	~10 <sup>-13</sup>	
Fused quartz	7.50 × 10 <sup>17</sup>	1.30 × 10 <sup>-18</sup>	?
PET	1.00 × 10 <sup>21</sup>	10 <sup>-21</sup>	?
Teflon	$1.00 \times 10^{23}$ to $1.00 \times 10^{25}$	10 <sup>-25</sup> to 10 <sup>-23</sup>	?

# **Copper Interconnects**

Practical methods of realizing copper interconnects took many years to develop

Copper interconnects widely used in some processes today

#### Consider Metal 1 (lowest level of metal)

#### **Damascene Process**



#### Consider Metal 1 (lowest level of metal)

#### **Damascene Process**

Contact Opening after SiO<sub>2</sub> etch

#### Consider Metal 1 (lowest level of metal)

#### **Damascene Process**



W has excellent conformality when formed from  $WF_6$ 

Applied with CVD  $WF_6+3H_2 \rightarrow W+6HF$ 

### Chemical-Mechanical Planarization (CMP)

- Polishing Pad and Wafer Rotate in non-concentric pattern to thin, polish, and planarize surface
- Abrasive/Chemical polishing
- Depth and planarity are critical



Acknowledgement: http://en.wikipedia.org/wiki/Chemical-mechanical\_planarization

#### Consider Metal 1 (lowest level of metal)

#### **Damascene Process**



#### Consider Metal 1 (lowest level of metal)

#### **Damascene Process**

After first CMP Step



#### Consider Metal 1 (lowest level of metal)

#### **Damascene Process**

#### Photoresist Patterned with Metal Mask Defines Trench



#### Consider Metal 1 (lowest level of metal)

#### **Damascene** Process

Shallow Trench after Etch



#### Consider Metal 1 (lowest level of metal)

#### **Damascene Process**

Shallow Trench after Etch



Consider Metal 1 (lowest level of metal)



(Barrier metal added before copper to contain the copper atoms)

#### Consider Metal 1 (lowest level of metal)

#### **Damascene Process**





Copper is deposited or electroplated (Barrier Metal Used for Electroplating Seed)

Consider Metal 1 (lowest level of metal)



Consider Metal 1 (lowest level of metal)

- **Dual-Damascene Process**
- Shallow Trench Defined in PR with Metal Mask



### Patterning of Copper Consider Metal 1 (lowest level of metal)

#### **Dual-Damascene Process**



### Patterning of Copper Consider Metal 1 (lowest level of metal)

**Dual-Damascene Process** 


## Patterning of Copper Consider Metal 1 (lowest level of metal) **Dual-Damascene** Process Via Etch Defines **Photoresist Contact Region**

# Patterning of Copper Consider Metal 1 (lowest level of metal) **Dual-Damascene** Process Via Etch Defines **Contact Region**

## Patterning of Copper

### Consider Metal 1 (lowest level of metal)

### **Dual-Damascene Process**

Barrier Metal (used for electroplating seed)





Copper is deposited or electroplated (Barrier Metal Used for Electroplating Seed)



## Patterning of Copper

Consider Metal 1 (lowest level of metal)



## Patterning of Copper



Both Damascene Processes Realize Same Structure

### **Damascene Process**

Two Dielectric Deposition Steps Two CMP Steps Three Metal Deposition Steps Two Dielectric Etches W-Plug

### **Dual-Damascene Process**

One Dielectric Deposition Step Two CMP Steps Two Metal Deposition Steps Two Dielectric Etches Via formed with metal step

## Multiple Level Interconnects



### 3-rd level metal connection to n-active without stacked vias

## Multiple Level Interconnects



### 3-rd level metal connection to n-active with stacked vias

Interconnect Layers May Vary in Thickness or Be Mostly Uniform



FIG 4.30 Interconnect geometry



## Interconnects

Metal is preferred interconnect

Because conductivity is high

- Parasitic capacitances and resistances of concern in all interconnects
- Polysilicon used for short interconnects
  - Silicided to reduce resistance
  - Unsilicided when used as resistors
- Diffusion used for short interconnects
  - Parasitic capacitances are high

## Interconnects

- Metal is preferred interconnect
  - Because conductivity is high
- Parasitic capacitances and resistances of concern in all interconnects
  - Polysilicon used for short interconnects
    - Silicided to reduce resistance
    - Unsilicided when used as resistors
  - Diffusion used for short interconnects
    - Parasitic capacitances are high

### **Resistance in Interconnects**



## Resistance in Interconnects



## **Resistance in Interconnects** R W/ Α $\mathbf{R} = \frac{\mathbf{L}}{\mathbf{A}}\mathbf{\rho} = \frac{\mathbf{L}}{\mathbf{W}} \left| \frac{\mathbf{\rho}}{\mathbf{H}} \right|$ Η

H << W and H << L in most processes Interconnect behaves as a "thin" film

Sheet resistance often used instead of conductivity to characterize film

 $\mathbf{R}_{\Box} = \boldsymbol{\rho} / \mathbf{H} \qquad \mathbf{R} = \mathbf{R}_{\Box} [\mathbf{L} / \mathbf{W}]$ 

## Resistance in Interconnects

**\** \

### **R=R**<sub>\_</sub>[L / W]

The "Number of Squares" approach to resistance determination in thin films





The "squares" approach is not exact but is good enough for calculating resistance in almost all applications

In this example:

### Example:

The layout of a film resistor with electrodes A and B is shown. If the sheet resistance of the film is 40  $\Omega/\Box$ , determine the resistance between nodes A and B.





$$R_{AB} = R_{\Box}N_{S} = 40x22.1 = 884\Omega$$

### Solution

•



- Serpentine often used when large resistance <u>required</u>
- Polysilicon or diffusion often used for resistor creation
- Effective at managing the aspect ratio of large resistors
- May include hundreds or even thousands of squares

### Resistance in Interconnects (can be used to build resistors!)



## Capacitance in Interconnects



 $C=C_DA$ 

 $C_D$  is the capacitance density and A is the area of the overlap (actually there is also a small fringe capacitance that has been neglected)

## Capacitance in Interconnects



fringe capacitances denoted by  $C_{F1}$ ,  $C_{F2}$ ,  $C_{F3}$  and  $C_{F4}$ 

 $C_F = C_{F1} + C_{F2} + C_{F3} + C_{F2}$  is usually small compared to C

## Capacitance in Interconnects



Equivalent Circuit

### Example

Two metal layers, Metal 1 and Metal 2, are shown. Both are above field oxide. Determine the capacitance between Metal 1 and Metal 2. Assume the process has capacitance densities from  $M_1$  to substrate of .05fF/u<sup>2</sup>, from  $M_1$  to  $M_2$  of .07fF/u<sup>2</sup> and from  $M_2$  to substrate of .025fF/u<sup>2</sup>.





The capacitance density from  $M_1$  to  $M_2$  is .07fF/u<sup>2</sup>

$$C_{12} = A_{C1C2} \bullet C_{D12} = 400 \mu^2 \bullet 0.07 \text{fF}/\mu^2 = 28 \text{fF}$$

# Capacitance and Resistance in Interconnects

 See MOSIS WEB site for process parameters that characterize parasitic resistances and capacitances

www.mosis.org

RUN: T6AU TECHNOLOGY: SCN05 VENDOR: AMIS FEATURE SIZE: 0.5 microns

Run type: SKD

INTRODUCTION: This report contains the lot average results obtained by MOSIS from measurements of MOSIS test structures on each wafer of this fabrication lot. SPICE parameters obtained from similar measurements on a selected wafer are also attached.

COMMENTS: American Microsystems, Inc. C5

TRANSISTOR P	ARAMETERS	W/L	N-CHANNEL	P-CHANNEL	UNITS
MINIMUM		3.0/0.6			
Vth			0.79	-0.92	volts
SHORT		20.0/0.6			
Idss			446	-239	uA/um
Vth			0.68	-0.90	volts
Vpt			10.0	-10.0	volts
WIDE		20.0/0.6			
Ids0			< 2.5	< 2.5	pA/um
LARGE		50/50			
Vth			0.68	-0.95	volts
Vjbkd			10.9	-11.6	volts
Ijlk			<50.0	<50.0	pA
Gamma			0.48	0.58	V^0.5
K' (Uo*Cox/	2)		56.4	-18.2	uA/V^2
Low-field M	lobility		463.87	149.69	cm^2/V*s

COMMENTS: Poly bias varies with design technology. To account for mask bias use the appropriate value for the parameter XL in your SPICE model card.

Design Technology	XL	(um)	XW	(um)

SCMOS_SUBM (lambda=0.30)	0.10	0.00
SCMOS (lambda=0.35)	0.00	0.20

FOX TRANSISTORS Vth	GA Po	TE Jy	N+ACTI >15.	VE P+ACT 0 <-15	IVE UN .0 vo	ITS lts		
PROCESS PARAMETERS Sheet Resistance Contact Resistance Gate Oxide Thickness	N+ 83.5 64.9 142	P+ 105.3 149.7	POLY 23.5 17.3	PLY2_HR 999	POLY2 44.2 29.2	M1 0.09	M2 0.10 0.97	UNITS ohms/sq ohms angstrom
PROCESS PARAMETERS Sheet Resistance Contact Resistance		M3 0.05 0.79	N\PLY 824	N_W 816	UN oh oh	ITS ms/sq ms		

COMMENTS: N\POLY is N-well under polysilicon.

#### Note: substrate for p+ is the n-well

CAPACITANCE PARAMETERS	N+	P+	POLY	POLY2	M1	M2	МЗ	N W	UNITS
Area (substrate)	425	731	84		27	12	7	37	aF/um^2
Area (N+active)			2434		35	16	11		aF/um^2
Area (P+active)			2335						aF/um^2
<ul> <li>Area (poly)</li> </ul>				938	56	15	9		aF/um^2
<ul> <li>Area (poly2)</li> </ul>					49				aF/um^2
<ul> <li>Area (metal1)</li> </ul>						31	13		aF/um^2
Area (metal2)							35		aF/um^2
Fringe (substrate)	344	238			49	33	23		aF/um
Fringe (poly)					59	38	28		aF/um
Fringe (metal1)						51	34		aF/um
Fringe (metal2)							52		aF/um
Overlap (N+active)			232						aF/um
Overlap (P+active)			312						aF/um

CIRCUIT PARAMETERS			UNITS
Inverters	K		
Vinv	1.0	2.02	volts
Vinv	1.5	2.28	volts
Vol (100 uA)	2.0	0.13	volts

Voh (100 uA)	2.0	4.85	volts
Vinv	2.0	2.46	volts
Gain	2.0	-19.72	
Ring Oscillator Freq.			
DIV256 (31-stg,5.0V)		95.31	MHz
D256_WIDE (31-stg,5.0V)		147.94	MHz
Ring Oscillator Power			
DIV256 (31-stg,5.0V)		0.49	uW/MHz/gate
D256_WIDE (31-stg,5.0V)		1.01	uW/MHz/gate

COMMENTS: SUBMICRON

#### □ T6AU SPICE BSIM3 VERSION 3.1 PARAMETERS

SPICE 3f5 Level 8, Star-HSPICE Level 49, UTMOST Level 8

* DATE: J	Jan 11/07						
* LOT: T(	6AU	WAF:	71	101			
* Tempera	ature parameters=I	Default					
.MODEL CN	MOSNINTMOS (				LEVEL	=	49
+VERSION	= 3.1	TNOM	=	27	TOX	=	1.42E-8
+XJ	= 1.5E-7	NCH	=	1.7E17	VTHO	=	0.629035
+K1	= 0.8976376	K2	=	-0.09255	КЗ	=	24.0984767
+K3B	= -8.2369696	WO	=	1.041146E-8	NLX	=	1E-9
+DVTOW	= 0	DVT1W	=	0	DVT2W	=	0
+DVT0	= 2.7123969	DVT1	=	0.4232931	DVT2	=	-0.1403765
+00	= 451.2322004	UA	=	3.091785E-13	UB	=	1.702517E-18
+UC	= 1.22401E-11	VSAT	=	1.715884E5	A0	=	0.6580918
+AGS	= 0.130484	B0	=	2.446405E-6	B1	=	5E-6
+KETA	= -3.043349E-3	A1	=	8.18159E-7	A2	=	0.3363058
+RDSW	= 1.367055E3	PRWG	=	0.0328586	PRWB	=	0.0104806
+WR	= 1	WINT	=	2.443677E-7	LINT	=	6.999776E-8
+XL	= 1E-7	XW	=	0	DWG	=	-1.256454E-8
+DWB	= 3.676235E-8	VOFF	=	-1.493503E-4	NFACTOR	=	1.0354201
+CIT	= 0	CDSC	=	2.4E-4	CDSCD	=	0
+CDSCB	= 0	ETA0	=	2.342963E-3	ETAB	=	-1.5324E-4
+DSUB	= 0.0764123	PCLM	=	2.5941582	PDIBLC1	=	0.8187825
+PDIBLC2	= 2.366707E-3	PDIBLCB	=	-0.0431505	DROUT	=	0.9919348
+PSCBE1	= 6.611774E8	PSCBE2	=	3.238266E-4	PVAG	=	0
+DELTA	= 0.01	RSH	=	83.5	MOBMOD	=	1

+PRT	=	0	UTE	=	-1.5	KT1	=	-0.11
+KT1L	=	0	KT2	=	0.022	UA1	=	4.31E-9
+UB1	=	-7.61E-18	UC1	=	-5.6E-11	AT	=	3.3E4
+WL	=	0	WLN	=	1	WW	=	0
+WWN	=	1	WWL	=	0	LL	=	0
+LLN	=	1	LW	=	0	LWN	=	1
+LWL	=	0	CAPMOD	=	2	XPART	=	0.5
+CGDO	=	2.32E-10	CGSO	=	2.32E-10	CGBO	=	1E-9
+CJ	=	4.282017E-4	PB	=	0.9317787	MJ	=	0.4495867
+CJSW	=	3.034055E-10	PBSW	=	0.8	MJSW	=	0.1713852
+CJSWG	=	1.64E-10	PBSWG	=	0.8	MJSWG	=	0.1713852
+CF	=	0	<b>PVTHO</b>	=	0.0520855	PRDSW	=	112.8875816
+PK2	=	-0.0289036	WKETA	=	-0.0237483	LKETA	=	1.728324E-3
*								
.MODEL CN	10.	SP PMOS (				LEVEL	=	49
+VERSION	=	3.1	TNOM	=	27	TOX	=	1.42E-8
+XJ	=	1.5E-7	NCH	=	1.7E17	VTHO	=	-0.9232867
+K1	=	0.5464347	K2	=	8.119291E-3	КЗ	=	5.1623206
+K3B	=	-0.8373484	WO	=	1.30945E-8	NLX	=	5.772187E-8
+DVTOW	=	0	DVT1W	=	0	DVT2W	=	0
+DVT0	=	2.0973823	DVT1	=	0.5356454	DVT2	=	-0.1185455
+00	=	220.5922586	UA	=	3.144939E-9	UB	=	1E-21
+UC	=	-6.19354E-11	VSAT	=	1.176415E5	A0	=	0.8441929
+AGS	=	0.1447245	в0	=	1.149181E-6	B1	=	5E-6
+KETA	=	-1.093365E-3	A1	=	3.467482E-4	A2	=	0.4667486
+RDSW	=	3E3	PRWG	=	-0.0418549	PRWB	=	-0.0212201
+WR	=	1	WINT	=	3.007497E-7	LINT	=	1.040439E-7
+XL	=	1E-7	XW	=	0	DWG	=	-2.133809E-8
+DWB	=	1.706031E-8	VOFF	=	-0.0801591	NFACTOR	=	0.9468597
+CIT	=	0	CDSC	=	2.4E-4	CDSCD	=	0
+CDSCB	=	0	ETAO	=	0.4060383	ETAB	=	-0.0633609
+DSUB	=	1	PCLM	=	2.2703293	PDIBLC1	=	0.0279014
+PDIBLC2	=	3.201161E-3	PDIBLCB	=	-0.057478	DROUT	=	0.1718548
+PSCBE1	=	4.876974E9	PSCBE2	=	5E-10	PVAG	=	0
+DELTA	=	0.01	RSH	=	105.3	MOBMOD	=	1
+PRT	=	0	UTE	=	-1.5	KT1	=	-0.11
+KT1L	=	0	KT2	=	0.022	UA1	=	4.31E-9
+UB1	=	-7.61E-18	UC1	=	-5.6E-11	AT	=	3.3E4
+WL	=	0	WLN	=	1	WW	=	0
+WWN	=	1	WWL	=	0	LL	=	0
+LLN	=	1	LW	=	0	LWN	=	1
+LWL	=	0	CAPMOD	=	2	XPART	=	0.5
+CGDO	=	3.12E-10	CGSO	=	3.12E-10	CGBO	=	1E-9

)

+CJ	=	7.254264E-4	PB	=	0.9682229	MJ	=	0.4969013
+CJSW	=	2.496599E-10	PBSW	=	0.99	MJSW	=	0.386204
+CJSWG	=	6.4E-11	PBSWG	=	0.99	MJSWG	=	0.386204
+CF	=	0	PVTH0	=	5.98016E-3	PRDSW	=	14.8598424
+PK2	=	3.73981E-3	WKETA	=	7.286716E-4	LKETA	=	-4.768569E-3
*								

)

#### MOSIS WAFER ACCEPTANCE TESTS

RUN: T4BK (MM\_NON-EPI\_THK-MTL) TECHNOLOGY: SCN018 VENDOR: TSMC FEATURE SIZE: 0.18 microns

INTRODUCTION: This report contains the lot average results obtained by MOSIS from measurements of MOSIS test structures on each wafer of this fabrication lot. SPICE parameters obtained from similar measurements on a selected wafer are also attached.

COMMENTS: DSCN6M018 TSMC

TRANSISTOR	PARAMETERS	W/L	N-CHANNEL	P-CHANNEL	UNITS
MINIMUM Vth		0.27/0.18	0.50	-0.53	volts
SHORT Idss Vth Vpt		20.0/0.18	571 0.51 4.7	-266 -0.53 -5.5	uA/um volts volts
WIDE Ids0		20.0/0.18	22.0	-5.6	pA/um
LARGE Vth Vjbkd Ijlk		50/50	0.42 3.1 <50.0	-0.41 -4.1 <50.0	volts volts pA
K' (Uo*Cox Low-field	2)<br Mobility		171.8 398.02	-36.3 84.10	uA/V^2 cm^2/V*s

COMMENTS: Poly bias varies with design technology. To account for mask bias use the appropriate value for the parameters XL and XW in vour SPICE model card.

FOX TRANSISTORS	GATE	N+ACTIVE	P+ACTIVE	UNITS
Vth	Poly	>6.6	<-6.6	volts

	PROCESS PARAMETERS	N+	P+	POLY	N+	BLK	PLY	+BLk	(	M1	M2	UNI	TS	
	→ Sheet Resistance	6.6	7.5	7.7	6	1.0	31	7.1		0.08	0.0	8 ohr	is/sq	
	➡ Contact Resistance	10.1	10.6	9.3							4.1	8 ohr	IS	
•														
	PROCESS PARAMETERS	M3	POLY_	HRI	M4	1	MS	5		M6	N_W	ι	JNITS	
	Sheet Resistance	0.08	991	.5	0.0	98	0.0	98	(	0.01	94	1 (	ohms/s	sq
	Contact Resistance	8.97			14.0	99	18.8	34	2	1.44		C	ohms	
	COMMENTS: BLK is silici	de bloc	k.											
	Note: substrate for n+ is the	n-well												
	CAPACITANCE PARAMETE	RS N+	P+	POLY	M1 M	M2 M	3 M4	M5	M6	RW	DNW	M5P	NW	UNTTS
_	Area (substrate)	998	1152	103	39 1	19 1	3 9	8	3		129		127	aF/um^2
	Area (N+active)			8566	54 2	21 1	4 11	10	9					aF/um^2
	Area (P+active)			8324										aF/um^2
	Area (polv)				64 1	18 1	0 7	6	5					aF/um^2
	Area (metal1)				4	44 1	6 10	7	5					aF/um^2
	Area (metal2)					3	8 15	9	7					aF/um^2
	Area (metal3)						40	15	9					aF/um^2
	Area (metal4)							37	14					aF/um^2
	Area (metal5)								36			1003		aF/um^2
	Area (r well)	987												aF/um^2
	Area (d well)									574				aF/um^2
	Area (no well)	139												aF/um^2
	Fringe (substrate)	244	201		18 6	61 5	5 43	25						aF/um
	Fringe (poly)				69 3	39 2	9 24	21	19					aF/um
	Fringe (metal1)				6	61 3	5	23	21					aF/um
	Fringe (metal2)					5	4 37	27	24					aF/um
	Fringe (metal3)						56	34	31					aF/um
	Fringe (metal4)							58	40					aF/um
	Fringe (metal5)								61					aF/um
	Overlap (P+active)			652										aF/um

T4BK SPICE BSIM3 VERSION 3.1 PARAMETERS SPICE 3f5 Level 8, Star-HSPICE Level 49, UTMOST Level 8 \* DATE: Jan 21/05 \* LOT: T4BK WAF: 3004 \* Temperature parameters=Default .MODEL CMOSN NMOS ( LEVEL = 49 +VERSION = 3.1TNOM = 27 TOX = 4E - 9+XJ = 1E-7NCH = 2.3549E17 VTH0 = 0.3662648 +K1 = 0.5802748 K2 = 3.124029E-3K3 = 1E - 3+K3B = 3.3886871 WØ = 1E-7NLX = 1.766159E-7+DVTØW = 0 DVT1W = 0 DVT2W = 0 +DVT0 = 1.2312416 DVT1 = 0.3849841DVT2 = 0.0161351 +U0 = 265.1889031= -1.506402E-9UB = 2.489393E - 18UA +UC = 5.621884E - 11VSAT = 1.017932E5A0 = 2 +AGS = 0.4543117 BØ = 3.433489E-7B1 = 5E-6+KETA = -0.0127714A1 = 1.158074E-3A2 = 1 +RDSW = 136.5582806PRWG = 0.5 PRWB = -0.2= 0 +WR = 1 WINT LINT = 1.702415E-8+XL = 0 XW = -1E - 8DWG = -4.211574E-9= 1.107719E-8 +DWB VOFF = -0.0948017 NFACTOR = 2.1860065+CIT = 0 CDSC = 2.4E-4CDSCD = 0 ETAB +CDSCB = 0 ETA0 = 3.335516E-3 = 6.028975E-5+DSUB PCLM = 0.0214781 = 0.6602119 PDIBLC1 = 0.1605325+PDIBLC2 = 3.287142E-3 PDIBLCB = -0.1DROUT = 0.7917811 PSCBE2 = 4.122516E-9 +PSCBE1 = 6.420235E9PVAG = 0.0347169 +DELTA RSH = 6.6 MOBMOD = 1= 0.01 +PRT UTE KT1 = -0.11= 0 = -1.5 +KT1L KT2 = 0.022 UA1 = 4.31E-9= 0 +UB1 = -7.61E - 18UC1 = -5.6E - 11AT = 3.3E4+WL = 0 WLN = 1 = 0 WW = 1 = 0 LL = 0 +WWN WWL +LLN = 1 LW = 0 LWN = 1 = 0 XPART = 0.5 +LWL CAPMOD = 2+CGDO = 8.06E-10 CGSO = 8.06E - 10CGBO = 1E - 12+CJ = 9.895609E-4 PB = 0.8 MJ = 0.3736889 +CJSW = 2.393608E-10 PBSW MJSW = 0.1537892 = 0.8 +CJSWG = 3.3E - 10PBSWG = 0.8 MJSWG = 0.1537892 +CF = 0 **PVTHØ** PRDSW = -1.73163E-3= -1.4173554 +PK2 = 1.600729E-3WKETA = -3.255127E-3= 1.601517E-3 LKETA +PU0 = 5.2024473 PUA = 1.584315E-12PUB = 7.446142E-25+PVSAT = 1.686297E3 PETAØ PKETA = 1.001594E-4= -2.039532E-3

)

\*

.MODEL CM	105	P PMOS (	LEVEL	=	49			
+VERSION	3.1	TNOM	=	27	тох	=	4E-9	
+XJ	=	1E-7	NCH	=	4.1589E17	VTH0	=	-0.3708038
+K1	=	0.5895473	K2	=	0.0235946	КЗ	=	0
+K3B	=	13.8642028	WØ	=	1E-6	NLX	=	1.517201E-7
+DVTØW	=	0	DVT1W	=	0	DVT2W	=	0
+DVTØ	=	0.7885088	DVT1	=	0.2564577	DVT2	=	0.1
+U0	=	103.0478426	UA	=	1.049312E-9	UB	=	2.545758E-21
+UC	=	-1E-10	VSAT	=	1.645114E5	A0	=	1.627879
+AGS	=	0.3295499	B0	=	5.207699E-7	B1	=	1.370868E-6
+KETA	=	0.0296157	A1	=	0.4449009	A2	=	0.3
+RDSW	=	306.5789827	PRWG	=	0.5	PRWB	=	0.5
+WR	=	1	WINT	=	0	LINT	=	2.761033E-8
+XL	=	0	XW	=	-1E-8	DWG	=	-2.433889E-8
+DWB	=	-9.34648E-11	VOFF	=	-0.0867009	NFACTOR	=	2
+CIT	=	0	CDSC	=	2.4E-4	CDSCD	=	0
+CDSCB	=	0	ETAØ	=	1.018318E-3	ETAB	=	-3.206319E-4
+DSUB	=	1.094521E-3	PCLM	=	1.3281073	PDIBLC1	=	2.394169E-3
+PDIBLC2	=	-3.255915E-6	PDIBLCB	=	-1E-3	DROUT	=	0
+PSCBE1	=	4.881933E10	PSCBE2	=	5E-10	PVAG	=	2.0932623
+DELTA	=	0.01	RSH	=	= 7 <b>.</b> 5	MOBMOD	)	= 1
+PRT	=	0	UTE	-	-1.5	KT1		= -0.11
+KT1L	=	0	KT2	=	= 0.022	UA1		= 4.31E-9
+UB1	=	-7.61E-18	UC1	-	-5.6E-11	AT		= 3.3E4
+WL	=	0	WLN	-	: 1	WW		= 0
+WWN	=	1	WWL	=	= 0	LL		= 0
+LLN	=	1	LW	=	= 0	LWN		= 1
+LWL	=	0	CAPMOD	-	= 2	XPART		= 0.5
+CGD0	=	6.52E-10	CGSO	-	= 6.52E-10	CGBO		= 1E-12
+CJ	=	1.157423E-3	PB	-	0.8444261	MJ		= 0.4063933
+CJSW	=	1.902456E-10	PBSW	-	= 0 <b>.</b> 8	MJSW		= 0.3550788
+CJSWG	=	4.22E-10	PBSWG	=	= 0 <b>.</b> 8	MJSWG		= 0.3550788
+CF	=	0	<b>PVTH0</b>	-	= 1.4398E-3	PRDSW		= 0.5073407
+PK2	=	2.190431E-3	WKETA	=	0.0442978	LKETA		= -2.936093E-3
+PU0	=	-0.9769623	PUA	=	-4.34529E-11	PUB		= 1E-21
+PVSAT	=	-50	ΡΕΤΑΘ	=	= 1.002762E-4	ΡΚΕΤΑ		= -6.740436E-3
-								
Determine the resistance and capacitance of a Poly interconnect that is 0.6u wide and 800u long and compare that with the same interconnect if  $M_1$  were used. Consider both 0.5u and 0.18u processes.



For 0.5u process	SCMOS SCMOS	_SUBM ( (lambd	lambda= la=0.35)	0.30)		0.10 0.00	0.00 0.20
FOX TRANSISTORS Vth	GA1 Pol	re Ly	N+ACTI >15.	VE P+ACT 0 <-15	IVE UN .0 vo	IITS olts	R <sub>eu</sub> =23.5Ω/⊓
PROCESS PARAMETERS Sheet Resistance Contact Resistance Gate Oxide Thickness :	N+ 83.5 64.9 142	P+ 105.3 149.7	POLY 23.5 17.3	PLY2_HR 999	POLY2 44.2 29.2	M1 0.09	M2 UNITS 0.1 ohms/su 0.97 onms angstrom
PROCESS PARAMETERS Sheet Resistance Contact Resistance		M3 0.05 0.79	N\PLY 824	N_W 816	UN oh oh	IITS ms/sq ms	
COMMENTS: N\POLY is N-1 Note: substrate for p+ is the	well un n-well	nder po	lysilic	on.			C <sub>DPS</sub> =84 af/µ <sup>2</sup>

CAPACITANCE PARAMETERS	N+	P+	POLY	POLY2	M1	M2	MЗ	N_W	UNITS
Area (substrate)	425	731	84		27	12	7	37	aF/um^2
Area (N+active)			2434		35	16	11		ar/um 2
Area (P+active)			2335						aF/um^2
Area (poly)				938	56	15	9		aF/um^2
Area (poly2)					49				aF/um^2
Area (metal1)						31	13		aF/um^2
Area (metal2)							35		aF/um^2
Fringe (substrate)	344	238			49	33	23		aF/um
Fringe (poly)					59	38	28		aF/um
Fringe (metal1)						51	34		aF/um
Fringe (metal2)							52		aF/um
Overlap (N+active)			232						aF/um
Overlap (P+active)			312						aF/um

CIRCUIT PARAMETERS			UNITS
Inverters	K		
Vinv	1.0	2.02	volts
Vinv	1.5	2.28	volts
Vol (100 uA)	2.0	0.13	volts

#### For 0.5u process

# Example For 0.50

Determine the resistance and capacitance of a Poly interconnect that is 0.6u wide and 800u long and compare that with the same interconnect if  $M_1$  were used.



#### For 0.18u process

PROCESS PARAMETERS	N+	P+	PO	LY	N+E	3LK	PL	Y+B	LK	M1	L	M2	U	VITS
Sheet Resistance	6.6	67.	.5 7.	$\sim$	61	1.0	3	317.	1	0.0	)8	0.08	3 0	nms/sq
Contact Resistance	10.3	1 10.	.6 9.	3								4.18	3 ol	<sup>nms</sup> R=7 70/
DROCESS DARAMETERS	мэ				ми			МБ		МС		N M		
Shoot Pasistance		PUL			0.0	0	0	00		0.0	1	041		ohiris
Sheet Resistance	0.08	95	91.5	1	4.0	8	10	.08		21.4	4	94.	L	oniiis/sq
Contact Resistance	8.97			1	4.0	9	18	.84		21.4	4			onms
COMMENTS: BLK is silici Note: substrate for p+ is the n-w	de blo v <mark>el</mark>	ck.												$C_{DPS}$ =103 af/µ <sup>2</sup>
CAPACITANCE PARAMETERS	5 N+	P+	POLY	Μ1	M2	ΜЗ	Μ4	M5	M6	R_W	D_N	W	M5P	N_W_UNITS
Area (substrate)	998	1152	103	39	19	13	9	8	3	_	1	29		127 aF/um^2
Area (N+active)			8566	54	21	14	11	10	9					aF/um^2
Area (P+active)			8324											aF/um^2
Area (poly)				64	18	10	7	6	5					aF/um^2
Area (metal1)					44	16	10	7	5					aF/um^2
Area (metal2)						38	15	9	7					aF/um^2
Area (metal3)							40	15	9					aF/um^2
Area (metal4)								37	14					aF/um^2
Area (metal5)									36			1	.003	aF/um^2
Area (r well)	987													aF/um^2
Area (d well)										574				aF/um^2
Area (no well)	139													aF/um^2
Fringe (substrate)	244	201		18	61	55	43	25						aF/um
Fringe (poly)				69	39	29	24	21	19					aF/um
Fringe (metal1)					61	35		23	21					aF/um
Fringe (metal2)						54	37	27	24					aF/um
Fringe (metal3)							56	34	31					aF/um
Fringe (metal4)								58	40					aF/um
Fringe (metal5)									61					aF/um
Overlap (P+active)			652											aF/um

#### For 0.18u process

Example

Determine the resistance and capacitance of a Poly interconnect that is 0.6u wide and 800u long and compare that with the same interconnect if M<sub>1</sub> were used.



Determine the resistance and capacitance of a Poly interconnect that is 0.6u wide and 800u long and compare that with the same interconnect if  $M_1$  were used. Do this for both a 0.5u and a 0.18u process.



For 0.5u	process	SCMOS SCMOS	_SUBM (lamb	(lambda da=0.35	=0.30) )			0.10	)	0.00 0.20	
F	OX TRANSISTORS	GA	TE	N+ACT	IVE P	ACTI	IVE U	NITS			
	Vth	Po	ly	>15	.0 <	(-15	.0 v	rolts		R <sub>SH</sub> =	<mark>).09Ω/</mark> □
F	PROCESS PARAMETERS	N+	P+	POLY	PLY2	HR	POLY2	2 M1	M2	UNITS	
	Sheet Resistance	83.5	105.3	23.5	999	-	44.2	0.09	0.10	ohms/s4	
	Contact Resistance	64.9	149.7	17.3			29.2		0.97	oims	
	Gate Oxide Thickness	142								angstrom	
F	ROCESS PARAMETERS		МЗ	N\PLY	ŀ	W	υ	NITS			
	Sheet Resistance		0.05	824		816	c	hms/sq			
	Contact Resistance		0.79	)			c	ohms			
c Note:	COMMENTS: N\POLY is N-	well u n-well	nder p	olysili	con.				C	<sub>DPS</sub> =27	af/µ²
Note:	ADACTTANCE DADAMETEDS	NL.	D.	POTY	POLAS	м	і M2	<b>.</b> M3	សធ	INITE	-
	Area (substrate)	425	721	6V	FOLIZ	27	7 1 2	2 HJ	"_" 27	0R(115	
	Area (Substrate)	425	751	2424		21	5 16	5 / 5 11	57	ar/um <sup>2</sup>	
	Area (Ntactive)			2434		5.	, 10	, 11		ar/um^2	
	Area (reactive)			2335	038	5/	5 15	; 0		ar/um/2	
	Area (poly)				950	10	9 I.S	, ,		ar/um 2 aF/um 2	
	Area (metall)					4.	31	13		aF/11m^2	
	Area (metal2)							35		aF/11m^2	
	Fringe (substrate)	344	238			4	9 33	3 23		aF/um	
	Fringe (poly)	011	200			59	9 38	28		aF/um	
	Fringe (metal1)						51	34		aF/um	
	Fringe (metal2)						51	52		aF/um	
	Overlap (N+active)			232						aF/um	
	Overlap (P+active)			312						aF/um	

CIRCUIT PARAMETERS			UNITS
Inverters	K		
Vinv	1.0	2.02	volts
Vinv	1.5	2.28	volts
Vol (100 uA)	2.0	0.13	volts

# Example For 0.5u process

Determine the resistance and capacitance of a Poly interconnect that is 0.6u wide and 800u long and compare that with the same interconnect if  $M_1$  were used.



#### For 0.18u process

	PROCESS PARAMETERS	N+	P+	POL	Y I	N+BI	LK	PL۱	/+BL	.К	M1		M2	LIN	ITS		
	Sheet Resistance	6.6	7.5	5 7.7	,	61	.0	31	17.1		0.08	3)	0.08	oh	ms/so	1	
	Contact Resistance	10.1	10.6	5 9.3	3								4.18	oh	ms	R = 0.080/	
	DADAMETERS	мэ	DOLN			MA			мп		MC		NL LI		LIND	11 <sub>SH</sub> =0.0052/	
	Chart Basisteres	M3	PULY			M4	_		M5 00		M6	)	N_W	4	UNI	15	
	Sneet Resistance	0.08	99	1.5	1	0.0	8	10	.08		0.0	1	94	T	onms	s/sq	
	Contact Resistance	8.97			1	4.0	9	18	.84		21.4	4			onms	5	
	COMMENTS: BLK is silicid	e blo	ck.												С	$_{\rm as}$ =39 af/u <sup>2</sup>	
Not	e: substrate for p+ is the n-v	well	D .	DOLM	M4	MO			мп	MC	<u>р</u> ц	D		MED			
(	APACITANCE PARAMETERS	N+	1152	102 POLY			M3	M4	M5	M6	K_W	υ_	<u>N_W</u>	MSP	N_W 127		
	Area (Substrate)	998	1152	103	39	21	13	11	10	3			129		12/	aF/um^2	
	Area (N+active)			8000	54	21	14	11	10	9						aF/um^2	
	Area (Pfactive)			8324	<b>C</b> A	10	10	7	c	г						aF/um^2	
	Area (poly)				64	18	10	10	5	5						aF/um^2	
	Area (metall)					44	10	10		5						aF/um^2	
	Area (metal2)						38	15	9	/						aF/um^2	
	Area (metal3)							40	15	9						aF/um^2	
	Area (metal4)								37	14						aF/um^2	
	Area (metal5)									36			1	1003		aF/um^2	
	Area (r well)	987														aF/um^2	
	Area (d well)										574					aF/um^2	
	Area (no well)	139														aF/um^2	
	Fringe (substrate)	244	201		18	61	55	43	25							aF/um	
	Fringe (poly)				69	39	29	24	21	19						aF/um	
	Fringe (metal1)					61	35		23	21						aF/um	
	Fringe (metal2)						54	37	27	24						aF/um	
	Fringe (metal3)							56	34	31						aF/um	
	Fringe (metal4)								58	40						aF/um	
	Fringe (metal5)									61						aF/um	
	Overlap (P+active)			652												aF/um	

# Example For 0.18u process

Determine the resistance and capacitance of a Poly interconnect that is 0.6u wide and 800u long and compare that with the same interconnect if  $M_1$  were used.



Compare the resistance and capacitance of a n+ diffusion interconnect that is 0.6u wide and 800u long with what would be obtained with a Poly and a  $M_1$  interconnet. Assume a 0.5u process.



For 0.5u process	SCMOS_SUBM ( SCMOS (lambd	lambda=0. la=0.35)	30)	0.10	0.00 0.20	
FOX TRANSISTORS Vth	GATE Poly	N+ACTIVE >15.0	P+ACTIVE <-15.0	UNITS volts	R <sub>SH</sub> =83.	5 <mark>Ω/</mark> □
PROCESS PARAMETERS Sheet Resistance Contact Resistance Gate Oxide Thicknes	N+ P+ 83.5 105.3 64.9 149.7 s 142	POLY P 23.5 17.3	LY2_HR PO 999 44 29	DLY2 M1 4.2 0.09 0.2	M2 UNITS 0.10 ohms/sm 0.97 ohms angstrom	
PROCESS PARAMETERS Sheet Resistance Contact Resistance	M3 0.05 0.79	N\PLY 824	N_W 816	UNITS ohms/sq ohms		
COMMENTS: N\POLY is	N-well under po	lysilicon			C <sub>DPS</sub> =425 a	f/μ²

CAPACITANCE PARAMETERS	N+ P+	POLY	POLY2	M1	M2	МЗ	N W UNITS
Area (substrate)	425 731	84		27	12	7	37 [aF/um^2]
Area (N+active)		2434		35	16	11	ar/tun 2
Area (P+active)		2335					aF/um^2
Area (poly)			938	56	15	9	aF/um^2
Area (poly2)				49			aF/um^2
Area (metal1)					31	13	aF/um^2
Area (metal2)						35	aF/um^2
Fringe (substrate)	344 238			49	33	23	aF/um
Fringe (poly)				59	38	28	aF/um
Fringe (metall)					51	34	aF/um
Fringe (metal2)						52	aF/um
Overlap (N+active)		232					aF/um
Overlap (P+active)		312					aF/um

CIRCUIT PARAMETERS			UNITS
Inverters	K		
Vinv	1.0	2.02	volts
Vinv	1.5	2.28	volts
Vol (100 uA)	2.0	0.13	volts

Compare the resistance and capacitance of a n+ diffusion interconnect that is 0.6u wide and 800u long with what would be obtained with a Poly and a  $M_1$  interconnet. Assume a 0.5u process.



# Comparison of 3 types of interconnects





# Stay Safe and Stay Healthy !

# End of Lecture 11